

PCB STACK UP

8L Dis.

Jones/Cujo BLOCK DIAGRAM

01

LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN2
LAYER 4 : SGND1
LAYER 5 : SVCC
LAYER 6 : IN2
LAYER 7 : SGND2
LAYER 8 : BOT

Cable Docking

VGA
RJ-45
CIR/Pwr btn
SPDIF Out
Stereo MIC
Headphone Jack
USB Port
VOL Cntr

PAGE 36

SYSTEM CHARGER(ISL6251AHAZ-T)
PAGE 37


SYSTEM POWER ISL6237IRZ-T
PAGE 38

DDR II SMDR_VTERM
1.8V/1.8VSUS(TPS51116REGR)
PAGE 42


VCCP +1.5V AND GMCH
1.05V(RT8204)
PAGE 39

VGACORE(1.025V)Oz8119
PAGE 41

CPU CORE ISL6262A
PAGE 40




PROJECT : UT3/5
Quanta Computer Inc.




27M_SEL PIN13	PIN20	PIN21	PIN24	PIN25
0=UMA	DOT96T	DOT96C	SRCT1/LCDT_100	SRCT1/LCDT_100
1 = External VGA	SRCT0	SRCC0	27Mout-NSS	27Mout-SS



CPU Clock select



FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33





PROJECT : UT3/5
Quanta Computer Inc.



Change to +5V









PROJECT : UT3/5
Quanta Computer Inc.

Size Custom	Document Number Cantiga DDR2 3/5	Rev PV
Date: Monday, October 20, 2008		Sheet 7 of 43




PROJECT : UT3/5
Quanta Computer Inc.

Size	Document Number	Rev
Custom	Cantiga Vcc 4/5	PV
Date: Monday, October 20, 2008	Sheet 8 of 43	




PROJECT : UT3/5
Quanta Computer Inc.

Size	Document Number	Rev
Custom	Canitiga Power 5/5	PV
Date: Monday, October 20, 2008	Sheet 9 of 43	






DDRII DUAL CHANNEL A,B.

DDRII A CHANNEL




Layout note: Place one cap close to every 2 pullup resistors terminated to SMDR_VTERM

DDRII B CHANNEL



M_B_A[14..0] M_B_A[14..0] [7,10]
M_A_A[14..0] M_A_A[14..0] [7,10]







+0.9VSMVTT [42]
+3V [2,4,6,9,10,12,14,15,19,20,21,22,23,24,25,26,27,28,29,30,32,33,34,35,36,40,43]




PROJECT : UT3/5
Quanta Computer Inc.

Size Custom	Document Number DDR2 termination	Rev PV
Date: Monday, October 20, 2008	Sheet 11 of 43	









NB9P-GS (G96) Straps NB9M-GE (G98) Straps GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	IN	N/A	PRIMARY DVI HOTPLUG
1	IN	N/A	SECONDARY DVI HOTPLUG
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVDD VID0
6	OUT	N/A	NVDD VID1
7	OUT	N/A	FBVDD VID0
8	IN	LOW	THERMAL ALERT
9	OUT	LOW	FAN PWM
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	AC DETECT
13	OUT	LOW	PS CONTROL OR HDMI_CEC
14	OUT	HIGH	PS CONTROL



	Logical	Logical	Logical	Logical
		Strapping Bit2	Strapping Bit1	Strapping Bit0
ROM_SO	XCLK_277	TVMODE[2]	TVMODE[1]	TVMODE[0]
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM100
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]

1000
0010
XXXX
XXXX
0001
1111

PCI_DEVID: STRAP2 R554

NB9M-GE 0x06E 8 1000 PU 5K

NB9M-GS 0x06E 9 1001 PU 10K

NB9P-GE2 0x064 8 1000 PU 5K

NB9P-GS 0x064 9 1001 PU 10K

CS33012FB18 RES CHIP 30.1K 1/16W +-1% (0402)

CS33572FB13 RES CHIP 35.7K 1/16W +-1% (0402)

CS34532FB18 RES CHIP 45.3K 1/16W +-1% (0402)

RAM ID: ROM_SI R585

32M*16

64M*16

SAM 0101 PD 30.1K

QIM 0110 PD 35.7K

HYN 0111 PD 45.3K



HYN 0000 PD 5K

SAM 0001 PD 10K



PROJECT : UT3/5
Quanta Computer Inc.



NVVDD Decoupling




Follow Design Guide DG-03276-001 4.7uFx3
and 0.47x10 uF instead of 0.1uF x10

NB9M: VGACORE +0.90V (Normal) , +1.09V


power up sequence











CS14752FB11 RES CHIP 475 1/16W +-1%(0402)



(By pass capacitor)



[13] VMA_DQ[63..0]  

[13] VMA_DM[7..0]  

[13] VMA_WDQS[7..0]  


[13] VMA_RDQS[7..0]  

256Mb : AKD5JGAT^05
512Mb : AKD59G-T^01




PROJECT : UT3/5
Quanta Computer Inc.


Size Custom	Document Number NV9X VRAM-1(GDDR2 BGA84)	P
Date: Monday, October 20, 2008		Sheet 17 of 43




Hynix	HY5PS1G1631CFR-25	64Mx16
Samsung	K4N1G164QQ-HC25	64Mx16




Hynix	HY5PS1G1631CFR-25	64Mx16
Samsung	K4N1G164QQ-HC25	64Mx16



	HY5PS1G1631CFR-25
Hynix	HY5PS1G1631CFR-25 64Mx16
Samsung	K4N1G164QQ-HC25 64Mx16





Hynix	HY5PS1G1631CFR-25	64Mx16
Samsung	K4N1G164QQ-HC25	64Mx16




NB9P-GE2/NB9P-GS/NB9M: 50% FBVDD
NB9M-GE:50%, R133(1K)

DB modified



CS14752FB11 RES CHIP 475 1/16W +-1%(0402)



[13] VMC_DQ[63..0]

[13] VMC_DM[7..0]

[13] VMC_WDQS[7..0]

[13] VMC_RDQS[7..0]

Samsung
Qimonda
Hynix




PROJECT : UT3/5
Quanta Computer Inc.



Size	Document Number	Rev
Custom	NV9X VRAM-2(GDDR2 BGA84)	PV
Date: Monday, October 20, 2008	Sheet 18 of 43	

1. If LCD connector near GPU, then place these series Resistors near GPU
2. If LCD connector near N/B, then place these series Resistors near N/B







OPTION SIGNAL FROM NB FOR UMA VGA



OPTION SIGNAL FROM Nvidia to VGA



0090 use 100 ohm and must change back to 75ohm



PROJECT : UT3/5
Quanta Computer Inc.


Size B	Document Number	Rev PV
LCD CONN/Lid function		
Date: Monday, October 20, 2008	Sheet 19	of 43

CRT PORT


Change Layout footprint to dsdb-070546fr015sx682r-15p-v

Change ESD protection to +5V



CRT SWITCH



inputs	function
/E SET	
L L	Y - port 0
L H	Y - port 1
H X	Disconnect




For UMA HDMI function




HDMI PORT

DFHD19MR021



PROJECT : UT3/5
Quanta Computer Inc.



SB Strap

ICH9-M Internal VR Enable strap
(Internal VR for Vccsus1_05, VccSus1_5 and VccCL1_5)

ICH9-M LAN100_SLP Strap
(Internal VR for VccLAN1_05 and VccCL1_05)

INTVRMEN	Low = Internal VR disable High = Internal VR enable(Default)
INTVRMEN	Low = Internal VR disable High = Internal VR enable(Default)

LAN100_SLP	Low = Internal VR disable High = Internal VR enable(Default)
LAN100_SLP	Low = Internal VR disable High = Internal VR enable(Default)

XOR Chain Entrance Strap		
ICH_TP3	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal opration(Default)
1	1	Set PCIE port config bit 1




ICH9 Boot BIOS select		
STRAP	PCI_GNT0#	SPI_CS#1
SPI	0	1
PCI	1	0
LPC	1	1

(default)


No Reboot Strap	
ACZ_SPKR	Low: Default Hi: No reboot

A16 swap override strap	
PCI_GNT#3	Low = A16 swap override enabled Hi = Default


TPM physical presence	
ICH_GPIO57	Low: Default





[2,4,6,9,10,11,12,14,15,19,20,21,22,24,25,26,27,28,29,30,32,33,34,35,36,40,43] +1.5V
 [21,22,24,32,43] +3V
 [29,35,39,40,41,43] +3VSUS



PROJECT : UT3/5
Quanta Computer Inc.






AUDIO AMPLIFIER



Swap Audio input source as Speaker Bo noise issue

27



Accelerometer Sensor

SGT-LIS302DLTR interrupt pin default is low / active Hi, BIOS need to programming 22h to change status from active Hi to low




PROJECT : UT3/5
Quanta Computer Inc.

Size Custom	Document Number AMP_TPA6017/Accelerometer	Rev PV
Date: Monday, October 20, 2008 Sheet 27 of 43		

EQ FOR SUBWOOFER


28



Change 4EQ to 2EQ

MODEL	UT5
R316	60.4K/F_6
R319	60.4K/F_6
R330	60.4K/F_6
R314	60.4K/F_6
C509	0.027U/25V_6
C510	0.027U/25V_6
C529	0.027U/25V_6
C543	0.027U/25V_6



05/26 (PV) FOR BOM update.




"88266-020xx-xxx-2p-r-ut3-1"
SI modified

Sub-Woofer power

GAIN1	GAIN0	dB
0	0	12
0	1	18
1	0	23.6
1	1	36




BLUETOOTH




USB fingerprint CON


1. ESD GND
 2. SYSTEM GND
 3. USB-
 4. USB+
 5. USB PWR(+3V)
- Change CN12 to BL123-05R-5P-L-QT6-A
Add U47 for Finger print USB signal




LEFT SIDE USBX1 and E-SATA/USB COMBO



RIGHT SIDE USBX2




29




SI modified

usb-020173mr004s51-4p-r-h-ut3


USB & ESATA



USB CAMERA/DIGITAL MIC CONNECT




Add for EMI solution




$$V_{out} = 1.25(1 + R1/R2)$$

LED



LED PWR CONTROL

Change Q12 to AO3404 as LED current limited



PROJECT : UT3/5
Quanta Computer Inc.

Size	Document Number	Rev
Custom	BT/WC/FT/TS/ESATA/USB	PV
Date: Monday, October 20, 2008	Sheet 29 of 43	

T : Stuffed for RTL8111C(10/100/1000)

E : Stuffed for 8101E/8102E(10/100)

LANVCC
1.2W
364mA

Power trace Layout 寬度> 30mil

C454 .1U/10V_4 C475 .1U/10V_4 C477 .1U/10V_4 C399 .1U/10V_4

these CAP are for LAN CHIP LANVCC pins--16, 37, 46 and 53.placement close lan chip

+3V_A_LAN

C401 .1U/10V_4 C434 .1U/10V_4

these CAP are for LAN CHIP LAN_A3.3 pins-- 2 and 59.placement close lan chip

8111C CV-4706MN00
8102E CS00004JA40

For Giga must change L65 to Inductor (Chipset include switch power)

+CTRL18 will become to switch power phase

**L54 for Giga lan use 4.7uH power choke
A>500mA tolerance ±15%**

placement close to lan chipset

Power domain chart

	RTL8111C(P) RTL8102E
LANVCC	3.3V
LAN_D1.8	1.2V
LAN_A1.8	1.2V
LAN_D1.5	1.2V

+CTRL18

SI Build

L65 4.7UH_2016

C884 4.7U/6.3V_6

For 8102E

C931

10U/6.3V_8

SI build

C930

10U/6.3V_8

SI build

C881

4.7U/6.3V_6

SI build

C876

4.7U/6.3V_6

SI build

C878

.1U/10V_4

SI build

L63

*0.8/S

Power trace Layout 寬度> 30mil

+LAN_A1.8

C891

.1U/10V_4

SI build

C892

.1U/10V_4

SI build

C875

.1U/10V_4

SI build

C893

.1U/10V_4

SI build

these cap are for lan chip LAN_A1.8 pins--5, 8, 11 and 14. placement close lan chip

STUFF 100 ohm BEAD

R250

*0.8/S

Remove R250,L63,L66 -->For 8102E

+LAN_E1.8

C421

.1U/10V_4

SI build

C422

1U/6.3V_4

SI build

these cap are for lan chip LAN_D1.8 pins, such as 22 and 28. placement close lan chip

L66

*0.8/S

Only For 8111C application

C422 change to 1uf

+CTRL15

For 8102E

L64

*0.8

Power trace Layout 寬度> 30mil

+LAN_D1.5

C474

.1U/10V_4

SI build

C479

.1U/10V_4

SI build

C459

.1U/10V_4

SI build

C456

.1U/10V_4

SI build

C472

.1U/10V_4

SI build

C461

.1U/10V_4

SI build

C476

.1U/10V_4

SI build

C415

.1U/10V_4

SI build

C478

.1U/10V_4

SI build

C400

.1U/10V_4

SI build


these cap are for lan chip LAN_D1.5 pins-- 15, 21, 32, 33, 38, 41, 43, 49, 52 and 58.placement close lan chip




PROJECT : UT3/5
Quanta Computer Inc.

Size	Document Number	Rev
A3	LAN Power	PV
Date: Monday, October 20, 2008	Sheet 31 of 43	


SATA CD-ROM



SATA HDD CONNECTOR






SATA_2 CONNECTOR



NEWCARD

NEWCARD (PCIEXPRESS*1 + USB*1)



	Header	Housing
MLX	DFHD26MS012	DFHS26FR023
FOX	DFHD26MS013	DFHS26FR024
DGN	DFHD26MS017	DFHS26FR028

NB5	PROJECT : UT3/5 Quanta Computer Inc.		
	Size Custom	Document Number ODD/HDD/NEW CARD	Rev PV
	Date: Monday, October 20, 2008	Sheet 32 of 43	

EMI 0828

POWER SW CONNECT

DB build

3VPCU

C103
.1U/10V_4

[34,37] MBCLK
[34,37] MBCLK
[34] IC2_INT
[34] NUMLED#

+5V_LED

+5V_LED_CAP
.1U/10V_4

CAP_ESB_CLK
CAP_ESB_DAT

CN7
CAP SW BOARD

1
2
3
4
5
6
7
8
9

SI modified

[34] ESB_CLK
[34] ESB_DAT

R470 *0.4/S L68
R478 *0.4/S L57

FBMA-11-16-808-601T
FBMA-11-16-808-601T

MBCLK
MBCLK
MBCLK
IC2_INT
NUMLED#

C102 *.1U/10V_4
C101 *.1U/10V_4
C100 *.1U/10V_4
C84 *.1U/10V_4

C761 68P/50V_4
C598 *.68P/50V_4

SI modified

1. +3VPCU
2. MBCLK
3. MBCLK
4. CAP_INT
5. GND
6. NUM LOCK LED
7. +5V_LED
8. ESB_CLK
9. ESB_DAT

[illegible]

The diagram illustrates the power supply architecture for a 1U rackmount server. It features two 10P8R-8.2K power connectors, labeled RP63 and RP62. A +3VPCU power source is connected to the first pin of RP63. RP63 supplies power to modules MY1 through MY9, while RP62 supplies power to modules MY10 through MY15. Each module is represented by a blue wavy line symbol.



```
clear ABS 758 resin for key cap.  
7 LEDs for 15.4" (total LED current 140mA)  
11 LEDs for 17" (Total LED current 220mA)
```

DB modified



Mini PCI-E Card 1 WLAN


Delete R78 and tied the CN23#24 to R110 direction
Change CN23 layout footprint to MIPCI-AS0B223-S40N-7F-52P-QT6 as ME drawing




35

M/B Screw Hole



SI-2,h-e276x315d118p2



Mini PCI-E Card 3 TV Tuner




PROJECT : UT3/5 Quanta Computer Inc.		
Size Custom	Document Number MINI PCIE CONN X2 & HOLE	Rev PV
Date: Monday, October 20, 2008	Sheet 35 of 43	





For IDT Dolby functionality.

DB modified

[26] PR_INSERT#_IDT → PR_INSERT#_IDT → R730 → 0.4/8R_INSERT#




CPU FAN




R13,R16,R17 Change to install


Delete CX08T470000 as CRT rising time and falling time request



Add Loss net(GND Net)



Change to Analog Gnd




Size	Mounted	N/A
16"	PR185	PR184, PR186, PQ59
17.3"	PR184, PR186, PQ59	PR185

DC/DC +3V_ALW/+5V_ALW/+5V_ALW2 /+12V_ALW

5 Volt +/- 5%
Countinue current:5A
Peak current:7.5A
OCP minimum 10A


3.3 Volt +/- 5%
Countinue current:5A
Peak current:7.5A
OCP minimum 9A



PROJECT : UT3/5		
Quanta Computer Inc.		
Size B	Document Number	Rev PV
	+5V/+3V (ISL6237)	
Date: Monday, October 20, 2008	Sheet 38	of 43


VCCP1.05V & +1.5V

+1.05Volt +/- 5%
 Countinue current:7.5A
 Peak current:10A
 OCP minimum 15A



PROJECT : UT3/5
 Quanta Computer Inc.

Size	Document Number	Rev
B	+1.05V/+1.5V (RT8204)	PV
Date: Monday, October 20, 2008	Sheet 39 of 43	



Merom: VCC_CORE/ 44A
Yonah: VCC_CORE/ 36A

DB modified
for UT5 Quad Core

DB modified

Close to Phase 1 Inductor

Parallel

VGA Core & VCC1.1

+1.1Volt +/- 5%
Countinue current:17.54A
Peak current:22.8A
OCP minimum 23A

